CoreSPI implements SPI and can operate as either a Master or a Slave. When operating in Master mode, the core generates the serial data clock (m_sck) and selects the Slave device that will be accessed. When operating in Slave mode, another Master device generates s_sck and activates the Slave select input of the core in order to communicate.
Description: CoreSPI Serial Peripheral Interface
* A point to point serial interface
* Popular for low-cost, low-speed "in-box" communication
* Available as a master and/or slave
* Full duplex, synchronous, 8-bit serial data transferHigh bit rates
* 8 slave select lines
* MSB- or LSB-first data transfer
Serial Peripheral Interface
Overview
Technical Specifications
Related IPs
- Serial Peripheral Interface – Master/Slave with Octal, Quad, Dual and Single SPI Bus support
- Enhanced Serial Peripheral Interface – Master/Slave with single, dual, and quad eSPI Bus support for Intel CPU’s
- Express Serial Peripheral Interface IP Core
- Serial Peripheral Interface - Master/Slave
- Serial Peripheral Interconnect Master & Slave Interface Controller
- High Speed SPI AHB IP Core- Serial Peripheral Interface