On-chip APB SRAM Memory Controller
Overview
CoreAPBSRAM provides an APB bus interface to the embedded SRAM memory blocks within Microsemi's Flash devices. In these devices, software running on an APB-based microprocessor will be able to read and write the embedded SRAM. CoreAPBSRAM implements a standard Slave APB Bus 32-bit hardware interface. The core supports the ability to logically merge multiple SRAM blocks into one large area of SRAM.
Key Features
- Optimized for use with Microsemi Flash FPGAs
- Implements Standard Slave APB Bus Hardware Interface
- 32-Bit Interface, Allowing Byte, Halfword, or Word Accesses to SRAM
- Interfaces to Synchronous or Asynchronous SRAM
- Ability to Logically Merge Multiple SRAM Blocks into One Large Area of SRAM
- Supplied for free in Libero Catalog
Technical Specifications
Related IPs
- On-chip Nonvolatile APB Memory Controller
- SRAM Memory Model
- 10G/2.5G/1G Multi-Speed Ethernet Controller IP for Automotive Applications
- 400G/800G High Speed Ethernet Controller MAC/PCS/FEC
- APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP
- SMIC 0.15umLV Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler