IP Catalog > Foundries > Samsung > Interface IP > Memory Interface IP > DDR IP > LPDDR5 IP > LPDDR5 PHY IP

LPDDR5 PHY IP for Samsung

Welcome to the ultimate LPDDR5 PHY IP for Samsung hub! Explore our vast directory of LPDDR5 PHY IP for Samsung
All offers in LPDDR5 PHY IP for Samsung
Filter
Filter

Login required.

Sign in

Search (9)
Compare 9 LPDDR5 PHY IP for Samsung from 3 vendors (1 - 9)
  • LPDDR5/4x/4 PHY IP for Samsung 14LPU
    • Compliant with PHY standards
    • Flexible Configuration
    • Maximum data rates
    Block Diagram -- LPDDR5/4x/4 PHY IP for Samsung 14LPU
  • LPDDR5/4/4X PHY - SS 14LPU for Automotive AEC-Q100 Grade 1
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - SS 14LPU for Automotive AEC-Q100 Grade 1
  • LPDDR5X/5/4X PHY - SS SF4X
    • Supports JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs
    • Support for data rates up to 8533 Mbps
    • Designed for rapid integration with Synopsys LPDDR5X/5/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5X/5/4X PHY - SS SF4X
  • LPDDR5X/5/4X PHY - SS 8LPU for Automotive, ASIL B Random, AEC-Q100 Grade 1
    • Supports JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs
    • Support for data rates up to 8533 Mbps
    • Designed for rapid integration with Synopsys LPDDR5X/5/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5X/5/4X PHY - SS 8LPU for Automotive, ASIL B Random, AEC-Q100 Grade 1
  • LPDDR5X/5/4X PHY - SS SF5A for Automotive, ASIL B Random, AEC-Q100 Grade 2
    • Supports JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs
    • Support for data rates up to 8533 Mbps
    • Designed for rapid integration with Synopsys LPDDR5X/5/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5X/5/4X PHY - SS SF5A for Automotive, ASIL B Random, AEC-Q100 Grade 2
  • LPDDR5X/5/4X PHY in Samsung (SF4X)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs up to 8533 Mbps
    • DFI 5.0 compliant interface to the memory controller
    • DFI Frequency Ratio Support: DFI 1:1:4, 1:1:2 modes (DFICLK:CK:WCK)
  • LPDDR5/4/4X PHY in Samsung (14nm) for Automotive
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR5 SDRAMs up to 6400 Mbps
    • Compatible with JEDEC standard LPDDR4 and LPDDR4X SDRAMs up to 4267 Mbps
    • DFI 5.0 compliant interface to the memory controller
  • LPDDR5/4X/4 Combo PHY & Controller
    • LPDDR5 and LPDDR4/4X modes & signaling, rates from 20Mbps up to 6400Mbps (LPDDR5) and 4266Mbps (LPDDR4/4X), respectively
    • x16/x32/x64 data path interface extendable
    • 1.05V/1.1V JEDEC IO standard, support 1.05V and 1.1V LVSTL I/Os
    • Support LPDDR4X 0.6V IO voltage and LPDDR5 0.5V/0.3V IO voltage
  • LPDDR5X/5/4X/4 Combo PHY & Controller
    • LPDDR5 and LPDDR4/4X modes & signaling, rates from 20Mbps up to 8533Mbps (LPDDR5/5X) and 4266Mbps (LPDDR4/4X), respectively
    • x16/x32/x64 data path interface extendable
    • 1.05V/1.1V JEDEC IO standard, support 1.05V and 1.1V LVSTL I/Os
    • support LPDDR4X 0.6V IO voltage and LPDDR5 0.5V/0.3V IO voltage
×
Semiconductor IP