Two Port OTG USB2.0 PHY;BOAC version; Wire bonding;UMC 40 nm LP/RVT process.
Overview
Two Port OTG USB2.0 PHY;BOAC version; Wire bonding;UMC 40 nm LP/RVT process.
Technical Specifications
Foundry, Node
UMC 40nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF
- 10 bit 1MSPS A/D Converter; UMC 40 nm LP/RVT Low-K Logic Process
- 10 bit 1MSPS A/D Converter; UMC 40 nm LP/RVT Low-K Logic Process
- ID PAD for USB2.0 OTG PHY ;GlobalFoundry 55nm LP/RVT LowK Logic Process