Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
Overview
Foundry sponsored - Two Port Register File compiler - TSMC 90 nm LPeF - Memory optimized for high density and low power optimized - compiler range up to 40 k
Key Features
- Reduce the die cost
- Unique architecture optimizing the periphery area for outstanding area gain
- Routing allowed upwards from Metal 4, Support Metal 5 top Metal option
- Extend the battery life
- Ultra low leakage thanks to careful design structures
- Optional byte write and bit wise write capability
- Data retention mode
- Make the integration easier
- Wide flexibility for words and bits per word
- Two completely independent Read/Write Ports which implements full Dual-Port (2RW) functionality
- Enable right on 1st pass design, the Dolphin integration quality
- Complete mismatch validation of the memory architecture taking in account local and global dispersion
- Extended validation for high coverage rate of the compiler
- Decrease of Time-To-Market
- Multi foundries support using the same architecture
Technical Specifications
Maturity
In_Production
Related IPs
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Single Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 40 k