IGALVDT13A, TSMC 28nm HPC+ LVDS TX+RX I/O
Overview
IGALVDT13A, TSMC 28nm HPC+ LVDS TX+RX I/O
Key Features
- 2 hard macro : 2 channel TX, and 1 channel RX.
- Reference: IEEE Standard : IEEE std 1596.3-1996
- 1.8V analog supply and 0.9V digital supply operation
- Maximum speed : 500Mbps
- TX on die termination build in
- RX on die termination build in
- TX output common mode voltage : 0.9V to 1.2V
- TX output swing : +/-225mV ~ +/-400mV adjustable
- Operation temperature range : -40°C~125°C
Technical Specifications
Foundry, Node
TSMC-28-CLN28HPC+
Maturity
Pre-silicon
Related IPs
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI C-PHY V1.1 TSMC 28nm HPC+
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process