Massive memory bandwidth, the simplicity of an AXI Interface, no need for external pins
HBM IP, made available for Virtex UltraScale+ HBM devices, gives access to the highest available memory bandwidth, packaged with reliable UltraScale+ FPGA technology. The HBM IP handles calibration and power-up. The memory is in-package, so there is no need for additional PCB complexity. HBM IP is configured through either IPI or the IP Configuration GUI.
HBM IP
Overview
Key Features
- One or two stacks of HBM per package. 4GB per stack
- Up to 460GB/s of practical and useful bandwidth
- Up to 32 full-duplex AXI interfaces
- Complete address map for every master
Technical Specifications
Related IPs
- TSMC CLN7FF HBM2E PHY IP
- HBM3 PHY IP at 7nm
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR3 Controller IP
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- FlexNoC 5 Interconnect IP