LPDDR5/4X/4/3 and DDR5/4/3L/3, to 6400Mbps and beyond
The Cadence Denali Controller IP for LPDDR5/4X/4/3 and DDR5/4/3L/3 provides low latency and up to 5500Mbps throughput, while supporting extensive value-added features including, but not limited to, reliability features. Developed by experienced teams with industry-leading domain expertise and validated with multiple hardware platforms, the Controller IP is silicon proven and can provide customers with ease of integration and faster time to market. The Controller IP is engineered to quickly and easily integrate into any system-on-chip (SoC), and is verified with the Denali DDR PHY IP as part of a complete memory subsystem solution which also includes Cadence Verification IP (VIP). The Controller IP is designed to connect seamlessly and work with a third-party, DFI-compliant DDR PHY IP. The Controller IP is developed and validated to reduce risk for the customer, so that their SoC can be first-time right. Developed for and available in alignment with the PHY IP on advanced semiconductor process nodes, the Controller IP is designed to be robust under various traffic loads and to have interoperability with various supplier memory chips. The Controller IP is part of the comprehensive Cadence Design IP portfolio comprised of interface, Denali memory interface, analog, and systems and peripherals IP.
Denali Controller for DDR
Overview
Key Features
- Compliant to LPDDR5/4X4/3 and DDR5/4/3L/3 protocol memories
- Side-band or in-line ECC
- Flexible paging policy including auto-prechargeper-command
- Single and multi-port host interface options
- Supports advanced RAS features including SEC/DED ECC, error scrubbing, parity, etc.
- Priority-per command on Arm® AMBA® 3 AXI and low-latency Denali interface
- QoS features allow command prioritization on Arm AMBA 4 AXI interfaces
- Silicon proven and shipping in volume
Applications
- Data Processing
Deliverables
- Clean, readable, synthesizeable Verilog RTL
- Synthesis and STA scripts
- Documentation—integration and user guide, release notes
- Sample verification testbench with integrated BFM and monitors
Technical Specifications
Maturity
Silicon proven
Related IPs
- Denali High-Speed DDR PHY for TSMC 22ULP
- DDR Controller IP
- High Performance DDR 3/2 Memory Controller IP
- PCIe Controller for USB4 Hosts and Devices, supporting PCIe Tunneling
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- Denali DDR PHY for TSMC