The APB Channel provides the necessary infrastructure to connect as many as 16 AHB Slaves (numbered 0-15) to an APB Bus Master. The APB Channel performs a combinational decode on the incoming APB address to produce the block selects for the various APB Slaves.
Typically, the APB Channel is connected as in the following description. Each of the APB Channel’s 16 Mirrored Slave Ports is connected to an APB Slave module (e.g. Timer, UART, GPIO). On the Master side, the APB Channel’s Mirrored Master Port typically is connected to an AHB to APB Bridge module.
APB Channel with Decoder and Data Mux
Overview
Key Features
- AMBA® APB 2.0 and 3.0 Compatible
- Bus Infrastructure for up to 16 APB Slaves
- Includes address decode
- Includes read data muxing
Block Diagram
Deliverables
- Verilog Source
- Complete Test Environment
- AHB Bus Functional Model
- C Sample Code
Technical Specifications
Maturity
Silicon Proven
Availability
Now
Related IPs
- AHB Channel with Decoder and Data Mux
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- FSPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support)
- Octal SPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support) and DMA Support
- Clock and Data Recovery of HDB3/B3ZS coded signals
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load