UMC 55nm uLP LowK Logic Process One Port Register File with well bias & periphery HVT
Overview
UMC 55nm uLP LowK Logic Process One Port Register File with well bias & periphery HVT
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler with row redundancy.
- UMC 55nm ULP Low-K process One Port Register File for periphery HVT
- UMC 0.162um eFalsh/LL One Port Register File_x005F_x000D_ memory compiler
- TSMC CLN7FF Synchronous One Port Register File Compiler