UMC 40nm Low Power Process Single-Port SRAM 213cell with power gating
Overview
UMC 40nm Low Power Process Single-Port SRAM 213cell with power gating
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Single Port SRAM Compiler GF22FDX Low Power
- USB 2.0 Device Controller version 4 with Active Clock Gating to save active power
- USB 2.0 Hi-Speed OTG Controller version 4 with Active Clock Gating to save active power
- USB 1.1 Device Controller version 4 with Active Clock Gating to save active power
- ARC SEM120D Security Processor with DSP for Low Power Embedded Applications
- ARC EM7D DSP Enhanced 32-bit processor core with caches, ARCv2DSP ISA, for low power embedded DSP ap