Synthesized RTL of FiberChannel controller IP-core
Key Features
- ANSI INCITS 424-2007 support with 1.0625/2.125/4.25 GBaud data rates
- Built-in scatter-gather DMA engine for FC frames receiver/transmitter queues
- Built-in CRC calculation on transmitted frames and checks on received frames
- FC frame length check with up to 16K max frame length support
- FC Port connection support with optional manual connection control
- Area ? 60 K cells
Benefits
- Easy to integrate with standard AXI and APB interfaces and simple flow-through interface with SERDES
- Port-independent implementation supports underlying functionality for all non-arbitrated loop port types: N, F, E, and B
- Buffer-to-buffer flow control and credit recovery support
Applications
- Fibre Channel endpoints and switches
- Fibre Channel host bus adapters
- Fiber Channel point-to-point devices
- Fibre Channel Storage Area Networks
Technical Specifications
Maturity
Silicon
Availability
Available now
Related IPs
- Synthesized RTL of DVB CI controller IP-core
- Synthesized RTL of SRAM/NOR memory controller with ECC IP-core (AXI interface)
- Synthesized RTL of SRAM/NOR memory controller with ECC IP-core (MCIF interface)
- Synthesized RTL of AES IP-core
- Synthesized RTL of GOST IP-core
- Synthesized RTL of Cryptographic DMA (RMACE) IP-core