CoreDDR is a high-performance SDRAM controller that is optimized for Microsemi FPGAs and designed to simplify system design while maximizing memory bandwidth and overall system performance. CoreDDR can be configured at runtime so designers can customize the core for their application allowing them to use standard SDRAM memory and reduce system cost. Like all Microsemi IP cores, CoreDDR is designed, verified and fully supported to make it easy to use, enabling designers to get their products to market faster.
Double Data Rate SDRAM Controller
Overview
Key Features
- Supports up to 1,024 MB of memory
- Synchronous interface
- Runtime configurable timing parameters
- Bank management logic
- Up to 8 chip selects
- Automatic refresh and initilization
Technical Specifications
Related IPs
- High-Performance Single Data Rate SDRAM Controller
- Mobile Single Data Rate SDRAM Controller
- QSPI FLASH Controller – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- High-Performance Single Data Rate SDRAM Controller
- FSPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support)
- Octal SPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support) and DMA Support