Analog Bits’ Differential Clock Receiver to CML macro is a receiver including on-chip termination, and
addresses a large portfolio of applications requiring CML signal levels on-chip. The Receiver is designed for
digital logic processes and use robust design techniques to work in noisy SoC environments, ranging from high
speed communication to low power consumer applications.
The Receiver macro is implemented in Analog Bits’ proprietary architecture that uses core and IO devices
operated at core voltage. In order to minimize noise coupling and maximize ease of use, the Receiver
incorporates proprietary ESD structures, which is proven in several generations of processes.
Differential Clock Receiver to CML - TSMC CLN3P
Overview
Technical Specifications
Foundry, Node
TSMC N3P
TSMC
Pre-Silicon:
3nm
Related IPs
- Differential Clock Receiver - TSMC CLN3P
- 3.125 Gbps DDR CML receiver
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 4 Gbps DDR CML receiver and transmitter
- Differential Output Buffer - TSMC CLN3P
- High Speed PLL CML to Complementary - TSMC CLN3P