IP Catalog > Foundries > GLOBALFOUNDRIES > Analog IP > PLL IP > Deskew PLL IP

Deskew PLL IP for GLOBALFOUNDRIES

Welcome to the ultimate Deskew PLL IP for GLOBALFOUNDRIES hub! Explore our vast directory of Deskew PLL IP for GLOBALFOUNDRIES
All offers in Deskew PLL IP for GLOBALFOUNDRIES
Filter
Filter

Login required.

Sign in

Search (76)
Compare 76 Deskew PLL IP for GLOBALFOUNDRIES from 2 vendors (1 - 10)
  • Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
    • Process portable
    • Proven (65nm to 3nm)
    • Full SCAN testable
    • Core voltage supply
  • GF L55LPE 55nm Deskew PLL - 60MHz-300MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55LPE 55nm Deskew PLL - 120MHz-600MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55LPE 55nm Deskew PLL - 240MHz-1200MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55LP 55nm Deskew PLL - 80MHz-400MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55LP 55nm Deskew PLL - 160MHz-800MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55LP 55nm Deskew PLL - 320MHz-1600MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55G 55nm Deskew PLL - 90MHz-450MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55G 55nm Deskew PLL - 180MHz-900MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L55G 55nm Deskew PLL - 360MHz-1800MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
×
Semiconductor IP