PCIe3 SSCG PLL - GLOBALFOUNDRIES 12LP+

Overview

Analog Bits’ PCIe Gen3 SSCG PLL addresses stringent performance requirements in high-speed serial link applications that support the PCI Express Gen3 serial bus standard where SRIS (Separate RefClk Independent Spread-Spectrum clock generation) is required. This SSCG PLL is designed for digital logic processes and use robust design techniques to work in noisy SoC environments.

Technical Specifications

Foundry, Node
GLOBALFOUNDRIES 12nm LP+
GLOBALFOUNDRIES
Pre-Silicon: 12nm
×
Semiconductor IP