IP Catalog > Compression IP > Video Codec IP > H.264 IP > H264 Encoder IP

H264 Encoder IP

Overview

H264 Encoder core is compliant with standard ISO/IEC 14496-10/ITU-T H.264 specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices.H264 Encoder IIP is proven in FPGA environment. The host interface of the H264 can be simple interface or can be AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.

Key Features

  • Supports ISO/IEC 14496-10/ITU-T H.264 specification.
  • Supports full H.264/AVC Encoder functionality.
  • Supports video resolution up to 1920x1080@120fps.
  • Supports all type of prediction methods.
    • -> Inter prediction
    • -> Intra prediction
  • Supports profile level up to 6.2.
  • Supports precision 8 bits and 10 bits.
  • Supports AAC and AC-3 audio Encoder.
  • Supports all Chroma type 4:4:4, 4:2:2 and 4:2:0.
  • Supports following in VBR encoding mode,
    • -> Rate-Distortion optimized output.
    • -> Output up to 240 MBits/s.
  • Supports following in CBR encoding mode,
    • -> On-the-fly rate changes.
    • -> Output up to 240 MBits/s.
  • Output Annex B NAL byte stream.
  • Supports optional advanced thresholding of quantized transform coefficients.
  • Supports run-time tunable operation enables decoder compatibility trade-offs.

Benefits

  • Single site license option is provided to companies designing in a single site.
  • Multi sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

Deliverables

  • The H264 Encoder interface is available in Source and netlist products.
  • The Source product is delivered in plain text verilog. If needed VHDL,SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User s Guide and Release notes.

Technical Specifications

Request Info

Related IPs

×
Semiconductor IP