DDRI/II/III/MDDR SSTL/HSTL combo interface with RTT (in-line) - TSMC 40nm 40G (CLN40G)
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 40nm CLN40G
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
40nm
G
Related IPs
- DDRI/II/III/MDDR SSTL/HSTL combo interface without RTT (in-line) - TSMC 40nm 40G (CLN40G)
- DDRI/II/III/MDDR SSTL/HSTL combo interface without RTT (staggered) - TSMC 40nm 40G (CLN40G)
- DDRI/II/III/MDDR SSTL/HSTL combo interface with RTT (staggered) - TSMC 40nm 40G (CLN40G)
- 2.5V Secondary Oxide DDRI/II/III/MDDR SSTL/HSTL combo interface without RTT (in-line/staggered/rectangle-bonPad) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- 2.5V Secondary Oxide DDRI/II/III/MDDR SSTL/HSTL combo interface with RTT (in-line/staggeredrectangle-bonPad) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- DDRI/II/III/MDDR SSTL/HSTL combo interface without RTT (in-line) - TSMC 40nm 40LP (CLN40lp)