2.5V Secondary Oxide DDRI/II/III/MDDR SSTL/HSTL combo interface without RTT (in-line/staggered/rectangle-bonPad) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 40nm
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
40nm
G
,
40nm
LP
Related IPs
- 2.5V Secondary Oxide DDRI/II/III/MDDR SSTL/HSTL combo interface with RTT (in-line/staggeredrectangle-bonPad) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- 2.5V DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 0.13um LV,LVOD
- 2.5V Secondary Oxide 2.5V/3.3V Capable General Purpose IO (GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- 2.5V Secondary Oxide 2.5V/3.3V Capable General Purpose Fail-Safe IO (GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- 2.5V Secondary Oxide 3.3V Tolerant General Purpose IO (GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- 2.5V Secondary Oxide DDRx/LPDDRx PHY - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF - 1.8V UMC 40ULP