1x64 Bits OTP (One-Time Programmable) IP, TSMC 0.18um Mixed-Signal 1.8V/3.3V Process
Overview
The AT1X64T180MM0AB is organized as one by 64 bits one-time programmable (OTP). This is a kind of non-volatile memory fabricated in TSMC Mixed-Signal process. The OTP can be widely used in chip ID,security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with standard TSMC 0.18um Mixed-Signal process
- Low voltage: 1.8V+/-10% read voltage and 3.3V+/-5% program voltage.
- High speed: 10us program time per bit, and read access time < 100ns
- Assert PGM strobe for selected cells when INIT is high
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 0.18um Mixed-Signal 1.8V/3.3V
Maturity
Silicon Proven & In Production
Availability
Now
TSMC
Silicon Proven:
180nm
FG
Related IPs
- 32x8 Bits OTP (One-Time Programmable) IP, TSMC 0.18um Mixed-Signal 1.8V/3.3V Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 0.18µm 1.8V/3.3V Mixed Signal Process
- 64x1 Bits OTP (One-Time Programmable) IP, TSMC 0.18um SiGe BiCMOS 1.8V/3.3V General Purpose Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, TSMC 0.18µm 1.8V/5V Mixed-Signal Process