UMC 55nm LP/RVT LowK Logic Process miniLib Metal1 Start ECO core cell library
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm LP/RVT LowK Logic Process miniLib+ Metal1 Start ECO core cell library
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- UMC 0.11um HS/AE (AL Advance Enhancement) Logic Process miniLib+ 6-track Metal1 Start ECO core cell library
- UMC 0.11um 1P8M HS/FSG Logic Process miniLib+ 6-track Metal1 Start ECO core cell library
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library