Low-Power Wide Range PLL - UMC 130 L130EHS
Overview
Analog Bits Wide Range PLL addresses a large portfolio of applications, ranging from simple clock de-skew and non-integer clock multiplication to programmable clock synthesis for multi-clock generation. The PLLs are designed for digital logic processes and use robust design techniques to work in noisy SoC enviroents, such as high speed communication to low power consumer to memory interfaces.
Technical Specifications
Foundry, Node
UMC 130nm EHS
Maturity
Silicon Proven
UMC
Silicon Proven:
130nm
Related IPs
- Wide Range PLL - TSMC CLN3P
- Core Powered Wide Range PLL - TSMC CLN3P
- Intermediate frequency amplifier with wide gain range
- 64 dB Intermediate frequency amplifier with wide gain range
- Wide range PLL operating from 135MHz to 945MHz (90nm UMC)
- The CODEC integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.