3.3V- >1.2/1.1V/0.9V Ultra-low Power LDO IP Core
Overview
A 3.3V->1.2V/1.0V/0.8V Low/Ultra-low Power LDO (Low Drop-Out) is a type of voltage regulator designed to provide a stable output voltage of 0.8 volts from a 3.3-volt input voltage source. It is typically used in low-power applications where a low output voltage is required for digital circuits or other components.
Key Features
- Low Dropout Voltage
- Low Output Voltage
- Low Quiescent Current
- Low Noise
- Thermal Shutdown Protection
- Reverse Current Protection
- Short-Circuit Protection
- Overload Protection
- Wide Operating Temperature Range
- Low Power Consumption
Deliverables
- GDS
- LVS Spice netlist
- Verilog mo
- User Guidelines including: integration guidelines, layout guidelines, testability guidelines, packaging guidelines, board-level guidelines
Technical Specifications
Maturity
In Production
Availability
Immediate
Related IPs
- Image Signal Processor IP - Ultra-low power image signal processing for AIoT and wearable markets
- DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
- 3.3V - >1.2V/1.1V/0.9V Low Power Cap-less LDO IP Core
- 5V->1.5V Cap-less Ultra-low Power LDO IP Core
- 5V- > 3.3V Low/Ultra-low Power LDO IP Core
- SATA Controller IP Core