4.1GHz Analog PLL for Frequency Multiplying IP
4.1GHz Analog PLL for Frequency Multiplying IP on TSMC 16nm FF+
- TSMC
- 16nm
- FF+GL
- Available on request
Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, today announced it is expanding access to its extensive portfolio of intellectual property (IP) licenses that allow designers to meet a broad range of customized customer requirements in a rapidly changing industry. Renesas has incorporated a broad range of IP into its microcontrollers (MCUs) and system on chip (SoC) products spans, including central processing unit (CPU) IP, communication interface IP, timer IP, memory IP, and analog IP. Effective today, Renesas is offering customers access to the most highly sought assets from its IP portfolio. The first batch of offerings will consist of over 40 licenses, including CPU cores (RX, SH, etc.), timer IP for motor applications, USB cores, and SRAM. More licenses will be offered moving forward in response to demand.
4.1GHz Analog PLL for Frequency Multiplying IP
4.1GHz Analog PLL for Frequency Multiplying IP on TSMC 16nm FF+
6.2GHz Analog PLL for Spread Spectrum Clock Generator IP
6.2GHz analog phase-locked loop (PLL) IP with a spread spectrum clock generator (SSCG) using TSMC's N3E (N3 Enhanced)
2-Channel, 8-Bit, R-String Digital-to-Analog Converter IP (2µA)
Dual-channel, 8-bit, digital-to-analog converter (D/A) IP that is fabricated using TSMC's T40ULP+ESF3
2-Channel, 12-Bit, R-2R Digital-to-Analog Converter IP with Buffer (3µs)
A Dual Channel 12b D/A converter are provided with TSMC T40ULP+ESF3 wafer process
8-Bit, 1Msps, R-2R Digital-to-Analog Converter IP
This IP is an ultra-compact 8-bit D/A converter operating at a supply voltage of 1.8V. High accuracy and monotonicity are guaranteed.
MIPI D-PHY and FPD-Link(LVDS) Combinational Transmitter for TSMC 22nm ULP
The MIPI D-PHY and FPD-Link (LVDS) combinational Transmitter is useful 4 Data Channel driverhard macro for DSI® of TSMC 22nm ULP process.
3.2GHz Analog PLL for Spread Spectrum Clock Generator IP
3.2GHz analog phase-locked loop (PLL) IP for a spread spectrum clock generator (SSCG) using TSMC's 12nm FFC
4.3GHz Analog PLL for Spread Spectrum Clock Generator IP
4.3GHz analog phase-locked loop (PLL) IP for a spread spectrum clock generator (SSCG) using TSMC's 7nm
12-bit, 2Msps, 1.8V, 0.5µs, SAR Analog-to-Digital Converter IP
12-bit, 2Msps, 1.8V, 0.5µs, SAR Analog-to-Digital Converter IP on TSMC CLN28HPC+
12-bit, 2Msps, 1.8V, 0.5µs, SAR Analog-to-Digital Converter IP
12-bit, 2Msps, 1.8V, 0.5µs, SAR Analog-to-Digital Converter IP on TSMC CLN28HPM/HPC
12-bit, 2.5Msps, 3V, 0.4µs, SAR Analog-to-Digital Converter IP
12-bit, 2.5Msps, 3V, 0.4µs, successive approximation register (SAR) analog-to-digital converter (A/D) that is fabricated using TSMC's CLN40LP
5GHz Analog PLL for Frequency Multiplying IP
5GHz analog phase-locked loop (PLL) IP for frequency multiplying using TSMC's 28nm HPM/HPC
1.7GHz Analog PLL for Frequency Multiplying IP
1.7GHz Analog PLL for Frequency Multiplying IP on TSMC 28nm HPM/HPC
MIPI D-PHY Transmitter/Receiver for TSMC 22nm ULL
The MIPI® D-PHY Transmitter/Receiver is useful 2 Data Lanes transmitter/receiver hard macro for DSISM/CSI-2® of TSMC 22nm ULL process.
MIPI D-PHY Transmitter/Receiver for Samsung 28nm FD-SOI
The MIPI® D-PHY Transmitter/Receiver is useful 4 Data Lanes transmitter/receiver hard macro for DSISM/CSI-2® of Samsung 28nm FD-SOI process.
MIPI D-PHY Transmitter/Receiver for TSMC 40nm LP
The MIPI® D-PHY Transmitter/Receiver is useful 2 Data Lanes transmitter/receiver hard macro for DSISM/CSI-2® of TSMC 40nm LP process.
TCAM can search for data that matches the input in one cycle from all the information stored in the memory.If there are multiple …
Configurable PCI Express 4.0 Link Controller
The PCIe 4.0 Dual Mode Link Controller IP is compliant with the “PCI Express (PCIe) 4.0 Base Specification”.
H8SX is a high speed 32-bit CPU. It is upward-compatible with H8/300, H8/300H and H8S CPUs on an object level.
H8S CPU subsystem (H8S C200) IP
H8S is a high speed 16-bit CPU with an internal 32-bit architecture, which is upward-compatible with H8/300 and H8/300H CPUs on a…