2-Channel, 12-Bit, R-2R Digital-to-Analog Converter IP with Buffer (3µs)
A Dual Channel 12b D/A converter are provided with TSMC T40ULP+ESF3 wafer process
Overview
The AT4UFDAC00001235DDAFA0 is a dual-channel, 12-bit digital-to-analog converter (D/A) IP fabricated using TSMC's T40ULP+ESF3 (40nm Ultra-Low Power with Embedded SuperFlash 3) wafer process.
This voltage output D/A converter supports a wide supply range from 1.62V to 3.63V. The reference voltage can be set independently on the power supply. The linearity is excellent, and the transition is fast. The device supports two operation choices—high buffered mode, in which it can drive a 50pF capacitive load and a 5kΩ resistive load, and a high accuracy mode, in which it can show the high linearity from 0 to Full-Scale (FS).
Electrical Characteristics
| Item | Unit | Spec MIN | Spec TYP | Spec MAX | Description |
|---|---|---|---|---|---|
| Power Supply AVCC | V | 1.62 | - | 3.63 | |
| Power Supply VDD | V | 0.81 | - | 1.21 | |
| Temperature | °C | -40 | 25 | 125 | |
| Output Range — highly drivable mode | V | 0.2 | - | AVCC-0.2 | |
| Output Range — highly accurate mode | V | 0 | - | AVCC | |
| Conversion time | µs | - | - | 3 | |
| Integral Non-Linearity (INL) | LSB | -4 | - | +4 | |
| Differential Non-Linearity (DNL) | LSB | -1 | - | +1 | |
| Center Offset Error at highly drivable mode | LSB | -20 | - | +20 | |
| Gain Error at highly drivable mode | % | -1 | - | +1 | |
| Power consumption — highly drivable mode | mA | - | 2.6 | - | |
| Power consumption — highly accurate mode | mA | - | 0.25 | - | |
| Area | mm² | 0.113 | size on Si | ||
Key features
- 12-bit resolution, 3μs conversion time
- Level shifter inside - Directly connectable interface to the digital section
- Dual-channel
- Independent reference voltage from the power supply
- Supports 2-output mode; highly drivable mod/highly accurate mode
- High drivability of 50pF capacitive load and 5kΩ resistive load at the highly drivable mode
- Excellent linearity from 0 to Full-Scale at the accurate mode
- Process: TSMC T40ULP+ESF3
Block Diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 40nm | ULP | Available on request |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about DAC IP core
Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs
Renesas Partners with Indian Government to Drive Innovation Through Startups and Industry-Academia Collaboration, Strengthening India’s Semiconductor Ecosystem
Renesas Completes Acquisition of Altium
Industry's First General-Purpose 32-bit RISC-V MCU Core Expands Design Freedom
Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Frequently asked questions about DAC IP cores
What is 2-Channel, 12-Bit, R-2R Digital-to-Analog Converter IP with Buffer (3µs)?
2-Channel, 12-Bit, R-2R Digital-to-Analog Converter IP with Buffer (3µs) is a DAC IP core from Renesas listed on Semi IP Hub. It is listed with support for tsmc Available on request.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.