Vendor: Renesas Category: ADC

12bit 2.5MSps SAR ADC - TSMC CLN40LP

This IP is Successive Approximation Register (SAR) Analog to Digital Converter on TSMC CLN40LP

12 Bit SAR TSMC 40nm LP eFlash Available on request View all specifications

Overview

This IP is Successive Approximation Register (SAR) Analog to Digital Converter on TSMC CLN40LP

Key features

  • Conversion method : Successive approximation
  • Resolution : 12/10/8bit selectable
  • Conversion time : 0.4µs
  • Differential nonlinearity : -1LSB(Min.)/+1LSB(Max.)
  • Integral nonlinearity : -2LSB(Min.)/+2LSB(Max.)
  • Supply voltage: VCCA=2.7 to 3.6 V
  • Analog Input range : 0 to VREF, single-ended, no multiplexer included.

Block Diagram

Silicon Options

Foundry Node Process Maturity
TSMC 40nm LP eFlash Available on request

Specifications

Identity

Part Number
12-bit SAR ADC (3V, 0.4µs)
Vendor
Renesas
Type
Silicon IP

Analog

Resolution bits
12 Bit
ADC Type
SAR

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Japan

Frequently asked questions about ADC IP cores

What is 12bit 2.5MSps SAR ADC - TSMC CLN40LP?

12bit 2.5MSps SAR ADC - TSMC CLN40LP is a ADC IP core from Renesas listed on Semi IP Hub. It is listed with support for tsmc Available on request.

How should engineers evaluate this ADC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP