ChipScope Pro IBERT for Virtex-7 GTX
Xilinx, Inc.
•
HQ:
USA
The ChipScope™ Pro IBERT core for Virtex®-7 FPGA GTX transceivers is customizable and designed for evaluating and monitoring Virt…
- Test / Debug
Compare 339 Xilinx, Inc. IP Cores from 1 vendors
-
-
ChipScope Pro IBERT for Kintex-7 GTX
Xilinx, Inc.• HQ: USAThe ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Kintex™-7 FPGA GTX transceivers is a customizable core that…
- Test / Debug
-
Xilinx, Inc.• HQ: USA
AXI XADC IP provides the controller interface for System Monitor XADC hard macro on the Virtex®-7, Kintex™-7, Artix™-7 FPGA famil…
- ADC
-
Xilinx, Inc.• HQ: USA
The AXI Quad Serial Peripheral Interface connects the AXI4 interface to those SPI slave devices which are supporting the Dual or …
- SPI / QSPI XSPI
-
Xilinx, Inc.• HQ: USA
The AMBA® ( Microcontroller Bus Architecture) AHB-Lite ( High Performance Bus) to AXI ( extensible interface) bridge translates A…
- Protocol Bridge
-
7 Series FPGA Transceivers Wizard
Xilinx, Inc.• HQ: USAThe LogiCORE™ IP 7 Series FPGAs Transceivers Wizard automates the task of creating HDL wrappers to configure Xilinx 7 Series FPGA…
- Multi-Protocol PHY
-
Xilinx, Inc.• HQ: USA
Remote Debug using Vivado Design Suite Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and prov…
- Debug Trace
-
Xilinx, Inc.• HQ: USA
The Processor Local Bus (PLB v4.6) to AMBA® ( Microcontroller Bus Architecture) eXtensible Interface (AXI) Bridge translates PLBV…
- Protocol Bridge
-
PicoBlaze 8-bit Microcontroller
Xilinx, Inc.• HQ: USAPicoBlaze™ is a fully embedded 8-bit RISC microcontroller core optimized for 7-series and older Xilinx FPGA architectures.
- MCU
-
Xilinx, Inc.• HQ: USA
Mutex provides a mechanism for mutual exclusion to enable one process to gain exclusive access to a particular resource in a mult…
- System Controller
-
Xilinx, Inc.• HQ: USA
Mailbox features a bi-directional communication channel between two processors.
- System Controller
-
Xilinx, Inc.• HQ: USA
The ChipScope™ AXI Monitor core is designed to monitor and debug AXI interfaces.
- Debug Trace
-
Xilinx, Inc.• HQ: USA
The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core that provides high-bandwidth direct memory access bet…
- DMA
-
Xilinx, Inc.• HQ: USA
The LogiCORE™ IP AXI Universal Asynchronous Receiver Transmitter (UART) Lite interface connects to the Microcontroller Bus Archit…
- UART
-
Xilinx, Inc.• HQ: USA
The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA® (Advance Microcontroller Bus Architecture)…
- UART
-
Xilinx, Inc.• HQ: USA
This document describes the specifications for a Microcontroller Bus Architecture (AMBA®) specification’s eXtensible Interface (A…
- Timers & Watchdogs
-
Xilinx, Inc.• HQ: USA
The eXtensible Lite (AXI) Timebase Watchdog Timer is a 32-bit peripheral that provides a 32-bit free-running timebase and watchdo…
- Timers & Watchdogs
-
AXI System Monitor Analog/Digital Converter
Xilinx, Inc.• HQ: USAThe AXI Sysmon ADC IP Core is a 32-bit slave peripheral that connects to the AXI4 ( eXtensible Interface) and provides the trolle…
- ADC
-
AXI SystemACE Interface Controller
Xilinx, Inc.• HQ: USAThe AXI System ACE™ Interface Controller (AXI SYSACE) is the interface between the AMBA® AXI4 Lite and the Microprocessor Unit (M…
- System Controller
-
Xilinx, Inc.• HQ: USA
The LogiCORE® IP AXI Slave Burst is an interface between the AXI4 memory-mapped interface to the IPIC (IP Inter Connect).
- Protocol Bridge