Vendor: Xilinx, Inc. Category: System Controller

LogiCORE IP Mailbox

Mailbox features a bi-directional communication channel between two processors.

Overview

Mailbox features a bi-directional communication channel between two processors. The Mailbox can be connected to the processor either through a PLBv46, AXI4-Lite, AXI4-Stream, or FSL interface. The PLBv46 interface option is available for the MicroBlaze™ processor, PowerPC® processor, or any other PLBv46 master. The AXI4-Lite, AXI4-Stream, and FSL options are available for connection to any IP that supports them, for example MicroBlaze.

Key features

  • Supports AXI4-Lite, AXI4-Stream, PLB v4.6 and FSL independently on each of the ports
  • Configurable depth of mailbox
  • Configurable interrupt thresholds and maskable interrupts
  • Configurable synchronous or asynchronous operation
  • Bi-directional communication

Specifications

Identity

Part Number
LogiCORE IP Mailbox
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about System Controller IP core

Resilience in Space: Designing Radiation-Tolerant Systems

Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.

Frequently asked questions about system controller IP cores

What is LogiCORE IP Mailbox?

LogiCORE IP Mailbox is a System Controller IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP