Vendor: Xilinx, Inc. Category: ADC

AXI XADC Core

AXI XADC IP provides the controller interface for System Monitor XADC hard macro on the Virtex®-7, Kintex™-7, Artix™-7 FPGA famil…

Overview

AXI XADC IP provides the controller interface for System Monitor XADC hard macro on the Virtex®-7, Kintex™-7, Artix™-7 FPGA families and Zynq-7000 devices. This IP is a 32-bit slave peripheral with an AXI4-Lite interface which provides the controller interface for the XADC hard macro on the Virtex-7, Kintex-7, Artix-7 FPGA families and Zynq-7000 devices. It supports on-chip monitoring of supply voltages and temperature. This IP supports one dedicated high bandwidth differential analog-input pair and 16 auxiliary low bandwidth differential analog-input pairs.

Key features

  • Connects as a 32-bit AXI4-Lite slave
  • Supports two 12-bit, 1 Mega-Samples Per Second (MSPS) Analog-to-Digital Converters (ADC)
  • Supports on-chip monitoring of supply voltages and temperature
  • Supports simultaneous sequencer mode when both the ADC’s are in use
  • Supports one dedicated high bandwidth differential analog-input pair and 16 auxiliary low bandwidth differential analog-input pairs
  • Supports automatic alarms based on user defined limits
  • Supports optional interrupt request generation

Specifications

Identity

Part Number
AXI XADC Core
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about ADC IP core

Realizing 5G New Radio massive MIMO systems

The digital implementation in 16nm FinFET versus 65nm (typically used for analog RF components) results in more than 10× area reduction and 4× power reduction. Xilinx has innovated ideal design solutions to implement power integrity, digital calibration loops for high precision, and robust isolation strategies.

Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor

The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.

Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing

This paper introduces a novel closed-loop testing methodology for efficient linearity testing of high-resolution Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs). Existing test strategies, including histogram-based approaches, sine wave testing, and model-driven reconstruction, often rely on dense data acquisition followed by offline post-processing, which increases overall test time and complexity.

Three ways of looking at a sigma-delta ADC device

The growing availability of digital ICs like microcontrollers, microprocessors, and field-programmable gate arrays (FPGAs) allows developers to use complex digital processing techniques rather than analog signal conditioning. For this reason, analog-to-digital converters (ADCs) have become a widely-used component in mixed-signal circuits.

Frequently asked questions about ADC IP cores

What is AXI XADC Core?

AXI XADC Core is a ADC IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this ADC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP