The FFT0064 core implements 64 point FFT in hardware.
- Filters Transforms
- Now
Discover DSP and Math IP for digital signal processing, arithmetic acceleration, and compute-intensive algorithms in semiconductor designs. This category includes IP cores optimized for filtering, transforms, vector processing, fixed-point and floating-point computation, and real-time signal manipulation.
Compare DSP and Math IP by processing architecture, supported numeric formats, throughput, latency, programmability, power efficiency, and target application. These IP solutions are widely used in communications, audio, vision, radar, industrial control, AI preprocessing, and embedded compute platforms.
The FFT0064 core implements 64 point FFT in hardware.
High Performance VSB/QAM Demodulator Core
Full digital demodulator supports 8-VSB and 64/256-QAM.
TC6000 is a CCSDS turbo decoder.
TC4000 is fully compliant with DVB-S2 and DVB-S2X specifications, covering modulations up to 256APSK.
64/256 state block Viterbi decoder
The VA08S is a low complexity 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm.
The BCH design includes two independent units, an encoder for generation of the BCH code, and decoder for the BCH code decoding.
The VA08V is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm.
softDSP released 3GPP compliant Turbo decoder IP core in May, 2000.
Very High Speed 8 State MAP Decoder
This is a very high speed 8 state maximum a posteriori (MAP) soft-in-soft-out (SISO) triple interleaved error control decoder wit…
20-bit -120dB THD+N Multi-Channel Audio Sample Rate Converter
The ASRC-premier (CWda54) is part of Coreworks family of multi-channel Asynchronous Audio Sample Rate Converter (ASRC).
The CORDIC IP provides hardware acceleration of mathematical functions (mainly trigonometric ones) commonly used in motor control…
The Fast Fourier Transforms (FFT) are an efficient class of algorithms for digital computation of the Discrete Fourier Transform …
CRC (Cyclic Redundancy Check) Calculation Unit
CRC (Cyclic Redundancy Check) calculation unit using a polynomial generator from 8-bit/16-bit/32-bit data words CRC code.
The Viterbi Intel FPGA IP core generates high-performance, soft-decision Viterbi intellectual property (IP) functions that implem…
Reed Solomon II Intel® FPGA IP Core
The Reed Solomon II Intel® FPGA intellectual property (IP) core offers a fully parameterizable Reed Solomon encoder and decoder.
The Reed-Solomon (RS) compiler offers a fully parameterizable RS coder and RS decoder.
High-Speed Reed Solomon Intel® FPGA IP Core
The High-Speed Reed Solomon Intel® FPGA intellectual property (IP) core uses a large parallel architecture to achieve a large thr…
The FIR II Intel IP core provides a fully-integrated finite impulse response (FIR) filter function optimized for use with Intel F…
The Fast Fourier transform (FFT) Intel FPGA intellectual property (IP) core is a high-performance, parameterizable FFT processor.
The Bose, Chaudhuri, and Hocquenghem (BCH) error correction intellectual property (IP) core is typically used in NAND flash appli…