Think Big for Ultra-Low Power IoT SoCs
Kurt Shuler, VP Marketing, Arteris
EETimes (8/4/2016 09:42 AM EDT)
Some of the best ideas in creating breakthrough IoT innovation could be gleaned from the design of much larger SoCs.
The so-called Internet of Things is rife with design challenges.
Many SoC engineers in this field are trying to cram the greatest possible processing power within the lowest possible power budget.
That’s what it’s going to take to provide value at the network edge as more and more devices deploy sensors, microcontrollers and modems to send information back to the core for big data analytics. Or so the conventional wisdom goes.
But that could be a mistake.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Save power in IoT SoCs by leveraging ADC characteristics
- Novel and efficient power grid design for lesser metal layer process SOC's
- Define Analog Sensor Interfaces In IoT SoCs
- Reducing chip IR drop in backward-compatible power bar-limited LQFP SoCs
Latest Articles
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
- A Time Scaling Theory for Multi-Layer Electronic Systems