Define Analog Sensor Interfaces In IoT SoCs
Manuel Mota, Synopsys
ElectronicDesign.com (July 2, 2014)
Also known as “smart everything,” the Internet of Things (IoT) is grabbing headlines across the industry. As any great new technology, it comes wrapped in shiny paper that touts it as the solution for all things connected, be it the online tracking of the merchandise in a truck across the continent, the automatic sensing of the color of toast in the toaster, or measuring the number of steps walked in a day.
Looking beyond the hype and avoiding the scary potential of hackers taking over the fridge, this technology makes perfect sense for many uses.1 At the 2014 International CES, major industry players showed off their most recent toys (in some cases, literally) that benefit from this technology: wristbands and other wearables for medical, sports, and wellbeing applications; home appliances ranging from light control to the fridge; and even connected cars. While this market is still young, there is clear momentum driven by growing consumer adoption.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models
- Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
- Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
- A Method to Quickly Assess the Analog Front-End Performance in Communication SoCs
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST