Define Analog Sensor Interfaces In IoT SoCs
Manuel Mota, Synopsys
ElectronicDesign.com (July 2, 2014)
Also known as “smart everything,” the Internet of Things (IoT) is grabbing headlines across the industry. As any great new technology, it comes wrapped in shiny paper that touts it as the solution for all things connected, be it the online tracking of the merchandise in a truck across the continent, the automatic sensing of the color of toast in the toaster, or measuring the number of steps walked in a day.
Looking beyond the hype and avoiding the scary potential of hackers taking over the fridge, this technology makes perfect sense for many uses.1 At the 2014 International CES, major industry players showed off their most recent toys (in some cases, literally) that benefit from this technology: wristbands and other wearables for medical, sports, and wellbeing applications; home appliances ranging from light control to the fridge; and even connected cars. While this market is still young, there is clear momentum driven by growing consumer adoption.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models
- Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
- Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
- A Method to Quickly Assess the Analog Front-End Performance in Communication SoCs
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing