Save power in IoT SoCs by leveraging ADC characteristics
Manuel Mota, Synopsys
EDN (August 21, 2015)
Power-sensitive applications such as Internet-of-Things (IoT) require a comprehensive power savings strategy within the system-on-chip (SoC). Techniques relying solely on the use of traditional power down modes and low supply voltage may not be enough to achieve the required power targets. The analog block is often assumed to be too sensitive and not compatible with aggressive power management techniques.
However, a good understanding of the analog block’s characteristics can enable low-power SoC designs. In this article we take a closer look at the analog-to-digital converter (ADC) IP interfacing with external sensors in a general purpose IoT SoC design and describe its relevant characteristics that can be leveraged at the system level to achieve low-power consumption.
Challenges of traditional low-power techniques
IoT applications, possibly operating on coin cell batteries or energy harvesting, are driving the requirements for very low-power consumption SoC designs across the industry. In order to sustain operation for a long period of time without replacing the batteries, designers must make the most of the available power reduction techniques.
The traditional approach relies on reduction of the SoC’s supply voltages and on the finer geometry process’ smaller feature size to reduce active power. This approach increases system costs and potentially, leads to higher leakage power.
At the system level, it is possible to implement low-power techniques by identifying blocks in the chip that can be powered down when certain actions are being performed. It is also possible to adjust the clock rate and supply level to the minimum that sustains the performance of the required actions, thus saving additional power.
An IoT SoC’s typical activity profile is characterized by its very short duty cycle: most of the circuit is often in idle mode; only a small portion of the circuit is intended to be always active in order to scan the environment and activate the remaining circuitry when needed. (Figure 1). The always active circuitry is placed on a dedicated power island and uses high Vth devices or even thick oxide devices to minimize leakage power. The remaining circuitry can be switched off from the power supply to limit its leakage.
To read the full article, click here
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- Ultra high-performance low-power ADC
- 10-bit SAR ADC - XFAB XT018
- Low-power 8-bit 80 MHz SAR ADC
Related Articles
- Think Big for Ultra-Low Power IoT SoCs
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Novel and efficient power grid design for lesser metal layer process SOC's
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety