1220 to 1610 MHz Low noise amplifier
Low noise amplifier (LNA) is usually used as the first stage of receivers and is characterized by low noise figure and high linea…
- Amplifier
- Pre-silicon
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
1220 to 1610 MHz Low noise amplifier
Low noise amplifier (LNA) is usually used as the first stage of receivers and is characterized by low noise figure and high linea…
120..950 MHz Frequency multiplier
A frequency multiplier is a circuit that generates an output signal whose output frequency is a harmonic of its input frequency.
Intermediate-frequency amplifier
Intermediate-frequency amplifier consists of 1 stage amplifier with dual (I/Q) differential inputs/outputs, automatic gain contro…
130 to 935 MHz Quadrature down mixer
Quadrature mixer is based on Gilbert cells and consists of two double-balanced mixers converting RF frequency to a low intermedia…
Programmable CMOS frequency divider (56..16383 dividing ratio)
The cell is 14-bit programmable frequency divider.
Programmable frequency divider (56 to 16383 dividing ratio)
The cell is 14-bit programmable frequency divider.
The block consists of 4 low pass filters connected in serially.
135 to 935 MHz Voltage-controlled oscillator
Voltage–controlled oscillator (VCO) is the generator that can be tuned over a wide range of frequencies by applying a control vol…
1.18 V/ 1.02...5.1 uA Reference current and voltage source
Reference current and voltage source is used to supply any analog blocks.
The eSi-DDC is a Digital Down Converter combining a Digital Frequency Synthesizer (DDS) with a Digital Mixer.
PLL Lock detector with low current consumption and high accuracy
The lock detector monitors the current status of PLL by comparing the phase difference of VCO divided signal and reference oscill…
1237 to 1606 MHz Voltage controlled oscillator
Voltage-controlled oscillator is the generator that can be tuned over a wide range of frequencies by applying a control voltage t…
PLL CMOS phase-frequency detector with CMOS charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning.
PLL 24.84 MHz phase-frequency detector with charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning.
PLL Lock detector with low current consumption and high accuracy
The lock detector monitors the current status of PLL by comparing the phase difference of VCO divided signal and reference oscill…
PLL Lock detector with low current consumption and high accuracy
The lock detector monitors the current status of PLL by comparing the phase difference of VCO divided signal and reference oscill…
1 to 20 MHz Phase-frequency detector and charge pump
Phase-frequency detector (PFD) forms a control signal for VCO tuning.
21 to 50 MHz 4rd order Low pass filter
The block is the 4rd order Butterworth low pass filter with cut-off frequency adjustment.
22 to 50 MHz 4rd order Low pass filter
The block is the 4rd order Butterworth low pass filter with cut-off frequency adjustment (22...50 MHz ).
Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio)
The programmable CMOS low-frequency divider design is based on the 9-bit counter.