What is PLL CMOS phase-frequency detector with CMOS charge pump?
PLL CMOS phase-frequency detector with CMOS charge pump is a PLL IP core from NTLab listed on Semi IP Hub.
Phase-frequency detector (PFD) forms control signal for VCO tuning.
Phase-frequency detector (PFD) forms control signal for VCO tuning. PFD compares phases of divided VCO signal and divided reference oscillator signal and detects phase difference. Charge pump generates pulses for loop filter. The CP output stage is an amplifier equalizing a buffer reference voltage of CP output current adjustment with a loop filter voltage; and an amplifier minimizing the disbalance of the charging/discharge current in loop filter capacitors.
Reference frequency 24.84 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Note: some files may require an NDA depending on provider policy.
PLL CMOS phase-frequency detector with CMOS charge pump is a PLL IP core from NTLab listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.