AMBA Bus Host to eSPI Controller/Target
Digital Blocks, Inc.
•
HQ:
USA
eSPI Controller/Target RTL SystemVerilog IP Core
- SPI / QSPI XSPI
Compare 78 Digital Blocks, Inc. IP Cores from 1 vendors
-
-
AMBA Bus Host to eSPI Controller
Digital Blocks, Inc.• HQ: USAThe Digital Blocks DB-eSPI-Controller-AMBA is a fully compliant Intel Enhanced Serial Peripheral Interface (eSPI) Base Specificat…
- SPI / QSPI XSPI
-
Digital Blocks, Inc.• HQ: USA
eSPI Target RTL SystemVerilog IP Core
- SPI
-
Digital Blocks, Inc.• HQ: USA
The DB1881AHB IP Core interfaces a Camera CMOS Image Sensor to Frame Buffer Memory via the AMBA AHB Interconnect.
- MIPI
-
Digital Blocks, Inc.• HQ: USA
The DB1840 CCIR 656 Decoder IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL…
- Video Transport
-
Digital Blocks, Inc.• HQ: USA
The DB1830 CCIR 656 Encoder IP Core encodes 4:2:2 Y’CbCr component digital video with synchronization signals to conform to NTSC …
- Video Transport
-
Color Space converter & Chroma Resampler- 4:4:4 RGB to 4:2:2 Y’CbCr
Digital Blocks, Inc.• HQ: USAThe DB1825 Color Space Converter & Chroma Resampler Verilog IP Core transforms 4:4:4 sampled RGB color components to 4:4:4 Y’CbCr…
- Filters Transforms
-
4:4:4 Y’CbCr to 4:2:2 Y’CbCr Chroma Resampler (ITU-R BT.601)
Digital Blocks, Inc.• HQ: USAThe DB1820 Chroma Resampler IP Core down converts 4:4:4 Y’CbCr to 4:2:2 Y’CbCr in accordance with the ITU-R BT.601 standard requi…
- Filters Transforms
-
Digital Blocks, Inc.• HQ: USA
The DB1810 Color Space Converter IP Core transforms three color components from one color space to another.
- Image Conversion
-
SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
Digital Blocks, Inc.• HQ: USAThe Digital Blocks DB-SPI-MS-AVLN is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting both Master/Slave …
- SPI / QSPI XSPI
-
SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
Digital Blocks, Inc.• HQ: USAThe DB-SPI-S-AMBA-BRIDGE is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting only Slave SPI Bus transfer…
- SPI / QSPI XSPI
-
I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
Digital Blocks, Inc.• HQ: USAThe DB-I2C-S-AHB Controller IP Core interfaces a NIOS II, ARM, MIPS, PowerPC, ARC or other high-performance microprocessor via th…
- I2C / I3C
-
I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
Digital Blocks, Inc.• HQ: USAThe DB-I2C-M-AVLN Controller IP Core interfaces a microprocessor via the Avalon Bus to an I2C Bus.
- I2C / I3C
-
Digital Blocks, Inc.• HQ: USA
The DB-I2C-SMBus-MS-AMBA Controller IP Core is an I2C/SMBus Master/Slave Controller, interfacing a microprocessor via the AMBA AX…
- I2C / I3C
-
I2C Controller IP- Master / Slave, Parameterized FIFO, Avalon Bus
Digital Blocks, Inc.• HQ: USAThe DB-I2C-MS-AVLN Controller IP Core interfaces a microprocessor via the Avalon Bus to an I2C Bus in Standard-Mode (100 Kbit/s) …
- I2C / I3C
-
I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
Digital Blocks, Inc.• HQ: USAThe DB-I3C-S-REG is an I3C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs requiring the configuration…
- I2C / I3C
-
I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
Digital Blocks, Inc.• HQ: USAThe DB-I3C-S-SCL-CLK-REG is an I3C Slave Controller IP Core focused on low power, low noise, low VLSI footprint ASIC / ASSP desig…
- I2C / I3C
-
BitBLT Graphics Hardware Accelerator (Avalon Bus)
Digital Blocks, Inc.• HQ: USAThe DB9100AVLN BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps from comma…
- GPU
-
2D Graphics Hardware Accelerator (AHB Bus)
Digital Blocks, Inc.• HQ: USAThe Digital Blocks DB9200AHB 2D Graphics Hardware Accelerator Verilog IP Core renders graphics frames as follows: Generates bitma…
- GPU
-
2D Graphics Hardware Accelerator (AXI Bus)
Digital Blocks, Inc.• HQ: USAThe Digital Blocks DB9200AXI 2D Graphics Hardware Accelerator / Engine Verilog IP Core renders graphics frames as follows: Genera…
- GPU