Viewpoint: Solving the nanoscale IC design paradox
By Phil Bishop, CEO, Pyxis Technology, Inc.
edadesignline.com (October 14, 2009)
There is a paradox brewing in the layout of integrated circuit designs at nanometer nodes. IC design teams are choosing between layout automation vs. full custom design techniques.
While the automated layout tools seem fast, engineers may grow old fixing timing, power and yield problems on the back end of the flow. Meanwhile, full custom tools give designers more control over custom digital and mixed-signal circuit layouts, but the lack of automation can make project completion seem light-years away.
The nanoscale IC design paradox is that designers need both hands-on custom control and high-speed automation performance.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- IC design: A short primer on the formal methods-based verification
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Reliability challenges in 3D IC semiconductor design
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM