In-Depth: Making platform ASICs easier to use
Tim Daniels looks at how one manufacturer’s IP options are designed simplify matching Platform ASICs with the design specification
The sweet spot for Platform ASICs is when the volume costs of FPGA are excessive or when performance/density is important, but the high fixed costs of a full cell-based ASIC cannot be justified (fig 1).
Gartner Dataquest defines “Platform ASICs” as products where up to half the die is predetermined, pre-verified intellectual property (IP), leaving the customer to customise (program) only a portion of it. By far the most popular Platform ASIC type is the embedded array, where the critical IP functions are pre-designed leaving the customer to configure memory and customisable logic via final metal layers. But what IP should be pre-designed and how can the customisable logic produce maximum performance without extensive design time?
Click here to read more .....
Related Semiconductor IP
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
- Root-of-Trust IP - Compact, Configurable Security for Flexible Semiconductor Designs
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
Related Articles
- What platform ASICs are and when to use them
- Platform ASICs stake the middle ground
- The virtual vehicle: making power management easier
- Which DDR SDRAM Memory to Use and When
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains