The virtual vehicle: making power management easier
Electrical system validation through 'virtual' techniques
By Thorsten Gerke, Synopsys
Due to the increase in vehicle comfort and safety features, there is a significant demand for more reliable electrical systems. An increasing number of vehicle electrical components require a greater amount of electrical power, which has to be ensured at all times. In order to effectively meet this challenge and enable early validation of the power network quality, vehicle manufacturers are now relying on simulation-based development methodologies.
In a modern automobile it is increasingly critical to balance sometimes competing power usage requirements, as well as regulate overall energy consumption. After turning off the combustion engine for instance, there must remain a sufficient amount of energy in the vehicle battery for the starter motor to re-start the engine.
Even when the engine is not running, some electricity is still being consumed, and a sufficient power supply must be ensured for this "sleep" mode, as well as for the active operation of the electrical network. The power supply must also be structured to avoid critical voltage drop-downs and compensate for voltage-drops as quickly as possible in active mode.
Today modern electrical networks leverage power management systems, which control the network and are responsible for electrical energy distribution. The intention is to make sure that power bottlenecks are addressed in an appropriate manner, which includes monitoring the on-board battery.
Simulation of power management strategies provides the best possible development tool for power network validation. The figure below illustrates a typical vehicle power network simulation.
By Thorsten Gerke, Synopsys
Due to the increase in vehicle comfort and safety features, there is a significant demand for more reliable electrical systems. An increasing number of vehicle electrical components require a greater amount of electrical power, which has to be ensured at all times. In order to effectively meet this challenge and enable early validation of the power network quality, vehicle manufacturers are now relying on simulation-based development methodologies.
In a modern automobile it is increasingly critical to balance sometimes competing power usage requirements, as well as regulate overall energy consumption. After turning off the combustion engine for instance, there must remain a sufficient amount of energy in the vehicle battery for the starter motor to re-start the engine.
Even when the engine is not running, some electricity is still being consumed, and a sufficient power supply must be ensured for this "sleep" mode, as well as for the active operation of the electrical network. The power supply must also be structured to avoid critical voltage drop-downs and compensate for voltage-drops as quickly as possible in active mode.
Today modern electrical networks leverage power management systems, which control the network and are responsible for electrical energy distribution. The intention is to make sure that power bottlenecks are addressed in an appropriate manner, which includes monitoring the on-board battery.
Simulation of power management strategies provides the best possible development tool for power network validation. The figure below illustrates a typical vehicle power network simulation.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- Reconfiguring Design -> Handel-C backs top-down software development
- Reconfiguring Design -> Development environment crucial for PLD-based processors
- Reconfiguring Design -> FPGAs speed audio application development
- Open system platform accelerates SoC development
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing