Documentation First! unifies design flow
Ankur Krishna , Ritesh Agrawal , Gourav Modi & Neeraj Chandak
EDN (June 08, 2015)
With aggressive time to market, cycle time reduction has been an unending goal. In this race of cycle time reduction, documentation often takes a back seat. Early and correct documentation is necessary for internal teams like verification and application, and for the end customer to meet SoC deadlines.
In conventional flow, documentation was updated when the designer found time; usually late in the cycle. This practice had lead to delays and iterations in stabilizing the SoC verification process. Hence, the pre-Si validation and the application team were also enabled late in cycle. The only way to move forward was to ensure that duplication was avoided and cycle time was gained. This lead to development of a flow where the designer felt incentivized to follow what we call Documentation First!
Documentation First! is not only a mindset to do documentation before design, but a whole tool-based methodology.
To read the full article, click here
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- Optimizing Floorplan for STA and Timing improvement in VLSI Design Flow
- Differentiation Through the Chip Design and Verification Flow
- Four ways to build a CAD flow: In-house design to custom-EDA tool
- An Outline of the Semiconductor Chip Design Flow
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing