Documentation First! unifies design flow
Ankur Krishna , Ritesh Agrawal , Gourav Modi & Neeraj Chandak
EDN (June 08, 2015)
With aggressive time to market, cycle time reduction has been an unending goal. In this race of cycle time reduction, documentation often takes a back seat. Early and correct documentation is necessary for internal teams like verification and application, and for the end customer to meet SoC deadlines.
In conventional flow, documentation was updated when the designer found time; usually late in the cycle. This practice had lead to delays and iterations in stabilizing the SoC verification process. Hence, the pre-Si validation and the application team were also enabled late in cycle. The only way to move forward was to ensure that duplication was avoided and cycle time was gained. This lead to development of a flow where the designer felt incentivized to follow what we call Documentation First!
Documentation First! is not only a mindset to do documentation before design, but a whole tool-based methodology.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Optimizing Floorplan for STA and Timing improvement in VLSI Design Flow
- Differentiation Through the Chip Design and Verification Flow
- Four ways to build a CAD flow: In-house design to custom-EDA tool
- An Outline of the Semiconductor Chip Design Flow
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM