Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
Tushar Rastogi and Subbarao Lanka, Cypress Semiconductor
embedded.com (March 31, 2014)
In this second in a two part series, Tushar Rastogi and Subbarao Lanka of Cypress Semiconductor compare the capabilities of a standard microcontroller approach to the design of an embedded application to that of a system on chip approach, using the company’s PSoC architecture.
In this second in a two part series, Tushar Rastogi and Subbarao Lanka of Cypress Semiconductor compare the capabilities of a standard microcontroller approach to the design of an embedded application to that of a system on chip approach, using the company’s PSoC architecture.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- An architecture for designing reusable embedded systems software, Part 2
- Analog switches in D-PHY MIPI dual camera/dual display applications (Part 1 of 2)
- Analog switches in D-PHY MIPI dual camera/dual display applications (Part 2 of 2)
- Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace