Analog switches in D-PHY MIPI dual camera/dual display applications (Part 1 of 2)
Graham LS Connolly, Principal Engineer, and Tony Lee, Applications Engineer, Fairchild Semiconductor Corp.
EETimes (3/11/2011 3:05 PM EST)
The Mobile Industry Processor Interface Alliance (MIPI) is becoming more prevalent in the mobile device product industry. Mobile devices now commonly have dual display and/or dual camera architectures, particularly in the mid and higher functionality end products. The MIPI standard was originally defined as a point-to-point architecture, and consequently first generation processors, sensor modules and displays had a single MIPI port.
This article describes how, with the use of analog switches, the legacy processors can easily interface with dual cameras or dual displays without impacting the current system architecture and can, in actuality, enhance system performance by isolating the transmission line effects of the second camera (or display) loading the MIPI bus. In addition, the use of analog switches, due to their bidirectional capability, can also be used to multiplex co-processors to a single camera or display without impacting the performance.
As the new concept phones move to three displays, even the newer processors with 2x MIPI ports will benefit from an analog switch multiplexer device. Therefore, understanding the use of analog switches and their merits will enable the retrofit or upgraded feature set mobile devices to be designed with legacy or next generation processors.
To read the full article, click here
Related Semiconductor IP
Related Articles
- Analog switches in D-PHY MIPI dual camera/dual display applications (Part 2 of 2)
- All you need to know about MIPI D-PHY RX
- A design of High Efficiency Combo-Type Architecture of MIPI D-PHY and C-PHY
- Demystifying MIPI C-PHY / DPHY Subsystem
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow