Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
Noam Dvoretzki and Zeev Kaplan, CEVA
embedded.com (July 22, 2014)
In MIMO antenna design, the maximum likelihood (ML) receiver has significant advantages, but these come at the price of implementation complexity.
The maximum likelihood (ML) receiver estimator solves the following equation:
For the sake of simplicity, let’s use a SISO single transmit and receive antenna configuration as an example. In this case, y is the signal sampled at the receiver, s is the transmitted symbol, and H is the channel impulse response describing the channel between the transmit antenna and receive antenna.
The receiver looks for the transmitted symbol s, which minimizes this absolute value:
in which s belongs to a group of finite values that are defined by the symbol modulation. For 64QAM modulation, for example, s can have 64 different values.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related Articles
- Simulating Trade-offs in W-CDMA/EDGE Receiver Front Ends
- FPGAs: Embedded Apps : OC-48 SONET receiver consumes significantly less logic in FPGA
- The essentials for designing a digital radio receiver
- NEXUS: A Quasi-Parallel On-Chip connection for maximum throughput
Latest Articles
- Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors
- TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
- Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
- A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
- ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits