Co-Design for SOCs -> 'Ramping-up' for complex multiprocessing applications
'Ramping-up' for complex multiprocessing applications
By Bernard Cole, EE Times
June 15, 1999 (11:46 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990615S0012
In a move outside of its traditional realm of the embedded board-level computer market, General Microsystems Inc.(Rancho Cucamonga, Calif. ) has developed a software package that extends the capabilities of embedded real-time systems. Run-time versions of the software package-known as real-time asymmetric multiprocessing (Ramp)-will be made available royalty-free. Making use of what the company calls "barely coupled multiprocessing," Ramp uses an API and microkernel that makes it easy to distribute programs across multiple CPUs on the same board, said Ben Sharfi, company president. The API and microkernel are also free of charge. Adaptability benefits Currently available for use on Pentium-based systems running under the VxWorks RTOS from Wind River, Sharfi noted that the software can be adapted to other microprocessors and RTOSes as well. According to the company, the Ramp API is RTOS-independent and provid es calls for uploading, downloading, starting and stopping tasks, allocating memory and processor resources, establishing protected memory regions and facilitating communications between tasks. The Ramp microkernel, which occupies less than 10 kbytes of memory, is optimized for high-speed context switching and interrupt response, usually no more than 200 to 300 ns. Capable of supporting up to eight tasks simultaneously, the microkernel also incorporates an integrated debug monitor that allows tasks running on multiple processors to be debugged concurrently. Sharfi said that a single-processor programming model in Ramp allows for complex multiprocessing applications and programs to operate out of the same memory and use a common set of interprocessor and interrupt communications protocols and pathways. The master processor, which runs a full-featured RTOS like VxWorks, executes the main applications, while the Ramp microkernel and API distribute tasks and resources to slave processors and coordinate t heir activity. Ramp will be available for general use in August, at which time the cost for development licenses for the software will be released.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Generative AI for Analog Integrated Circuit Design: Methodologies and Applications
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST