IMS: Intelligent Hardware Monitoring System for Secure SoCs
By Wadid Foudhaili 1, Aykut Rencber 2, Anouar Nechi 1, Rainer Buchty 1, Mladen Berekovic 1, Andres Gomez 2, and Saleh Mulhem 1
1 Institute of Computer Engineering, Universität zu Lübeck, Lübeck, Germany
2 Institute of Computer and Network Engineering, TU Braunschweig, Braunschweig, Germany

Abstract
In the modern Systems-on-Chip (SoC), the Ad vanced eXtensible Interface (AXI) protocol exhibits security vulnerabilities, enabling partial or complete denial-of-service (DoS) through protocol-violation attacks. The recent counter- measures lack a dedicated real-time protocol semantic analysis and evade protocol compliance checks. This paper tackles this AXI vulnerability issue and presents an intelligent hardware monitoring system (IMS) for real-time detection of AXI protocol violations. IMS is a hardware module leveraging neural networks to achieve high detection accuracy. For model training, we perform DoS attacks through header-field manipulation and systematic malicious operations, while recording AXI transactions to build a training dataset. We then deploy a quantization optimized neural network, achieving 98.7% detection accuracy with <=3% latency overhead, and throughput of >2.5 million inferences/s. We subsequently integrate this IMS into a RISC-V SoC as a memory-mapped IP core to monitor its AXI bus. For demonstration and initial assessment for later ASIC integration, we implemented this IMS on an AMD Zynq UltraScale+ MPSoC ZCU104 board, showing an overall small hardware footprint (9.04% look-up-tables (LUTs), 0.23% DSP slices, and 0.70% flip-flops) and negligible impact on the overall design’s achievable frequency. This demonstrates the feasibility of lightweight, security monitoring for resource-constrained edge environments.
Index Terms — AXI protocol security, hardware security monitoring, ML-based monitoring, SoC security, protocol-level at tacks, denial-of-service, RISC-V.
To read the full article, click here
Related Semiconductor IP
- Multi-Channel AXI DMA Engine
- AXI 5-Master Component Low-Latency SRAM Controller
- SPI Slave To AXI Bridge IIP
- MIPI SPMI Slave AXI Bridge IIP
- MIPI I3C Slave To AXI Bridge IIP
Related Articles
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
- Only secure hardware can safeguard standards
- SoCs can hold key to system security
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow