AI Challenges for Next-Gen EDA
By David White, Cadence
EETimes (May 3, 2019)
In the second of a two-part series, an AI expert at Cadence discusses the challenges applying to EDA tools an emerging model for machine learning in decision-support systems.
In an earlier article, I presented a common framework for adaptive decision processes discussed at a NATO science and board meeting I attended. Here, I will discuss common challenges shared across several industries that presented there and that we continue to discuss and work on today.
I participated in a panel on the topic where members represented logistics, operations, transportation, and surveillance as well as electronics design. The number of challenges we shared was amazing.
In real-time continuous learning, unobservable factors may exist in the use model or environment or observable factors may change over time. The uncertainty requires an ability to detect anomalies and adapt quickly.
However, we must ensure systems adapt in a stable way and we know when things change. So, we need formal verification processes to ensure stable learning and robust reactions to unexpected inputs.
To read the full article, click here
Related Semiconductor IP
- Highly scalable performance for classic and generative on-device and edge AI solutions
- MIPI CSI-2 TX Controller
- 1.6T Ultra Ethernet Controller
- HBM4E PHY and controller
- DDR5 MRDIMM PHY and Controller
Related Articles
- FengHuang: Next-Generation Memory Orchestration for AI Inferencing
- The challenges of nextgen multicore networks-on-chip systems: Part 1
- The challenges of next-gen multicore networks-on-chip systems: Part 2
- The challenges of next-gen multicore networks-on-chip systems: Part 4
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices