Vendor: Cadence Design Systems, Inc. Category: MIPI

MIPI CSI-2 TX Controller

CSI-2 transmitter controller for application processor

Contact Provider Request Datasheet

Overview

The Cadence Transmitter (TX) Controller IP for MIPI® Camera Serial Interface 2 (CSI-2sm) is responsible for handling image sensor data in multiple RGB, YUV, and RAW formats, and user-defined data formats, while converting these into CSI-2-compliant packets for transmission over a D-PHYsm interface via the PPI interface.

The TX Controller IP for CSI-2 can handle up to four independent pixel streams and can perform Virtual Channel and Data Type interleaving before transmission four PPI data lanes.

Key features

  • Standards Compliance. CSI-2 v2.1, with 8-bit PPI data width and links with 1, 2, or 4 data lanes
  • Provides up to 4 Independent Stream Output Interfaces, allowing a highly configurable range of options, including multiple pixel modes, various buffering modes, packed data mode, Data Type selection, and Virtual Channel or Data Type interleaving

Block Diagram

MIPI CSI-2 TX Controller block diagram

Benefits

  • Full-Featured and Highly Configurable IP Core: Area customized for different applications
  • Integrates to Cadence or Third-Party MIPI D-PHY 2.1: Wide range of process nodes supported
  • Automotive Version Available: With safety manual and FMEDA

Applications

  • Automotive,
  • Communications,
  • Consumer Electronics,
  • Data Processing,
  • Industrial and Medical,
  • Military/Civil Aerospace,
  • Others

What’s Included?

  • Unencrypted, synthesizable Verilog HDL
  • Cadence Genus™ Synthesis Solution scripts
  • Documentation—Integration and User Guide, Release Notes
  • Demonstration testbench with integrated Cadence Verification IP (VIP)
  • Software Driver

Specifications

Identity

Part Number
MIPI CSI-2 TX Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about MIPI IP core

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

Frequently asked questions about MIPI IP cores

What is MIPI CSI-2 TX Controller?

MIPI CSI-2 TX Controller is a MIPI IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP