Xilinx, Inc.
•
HQ:
USA
A Free parameterizable core that can be used with Gigabit Ethernet MAC, soft and Embedded Tri-Mode Ethernet MAC Cores.
- Ethernet
Compare 339 Xilinx, Inc. IP Cores from 1 vendors
-
-
Xilinx, Inc.• HQ: USA
Viterbi Decoders are used in systems where data are transmitted and subject to errors before reception.
- Channel Coding
-
Xilinx, Inc.• HQ: USA
Xilinx provided utility function to simplify design in Vivado IP Integrator.
- Control Logic
-
Xilinx, Inc.• HQ: USA
The Reduced Logic module is designed to be used with Platform Studio to perform simple logical operations.
- Control Logic
-
Xilinx, Inc.• HQ: USA
The flip-flop logic is designed to be used with Platform Studio to perform simple logical operations.
- Control Logic
-
Xilinx, Inc.• HQ: USA
The Bus Split operation is designed to be used with Platform Studio to split a bus into smaller buses.
- Control Logic
-
Xilinx, Inc.• HQ: USA
The Xilinx LogiCORE™ RAM-based Shift Register IP core generates fast, compact FIFO-like-style registers, delay lines or time-skew…
- Register File
-
Xilinx, Inc.• HQ: USA
The datasheet provides the design specification for the MicroBlaze Debug Module (MDM).
- Debug Trace
-
Xilinx, Inc.• HQ: USA
The Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller is a module that attaches to one LMB.
- System Controller
-
Xilinx, Inc.• HQ: USA
The LMB module is used as the LMB interconnect for Xilinx FPGA based embedded processor systems.
- Bus Fabric
-
Xilinx, Inc.• HQ: USA
The Fixed Interval Timer (FIT) is a peripheral that generates a strobe signal at fixed intervals and is not attached to any bus.
- Timers & Watchdogs
-
Xilinx, Inc.• HQ: USA
The LogiCORE™ IP FIFO Generator core generates fully verified first-in, first-out (FIFO) memory queues ideal for applications req…
- FIFO / CAM
-
Xilinx, Inc.• HQ: USA
The Fast Fourier Transform (FFT) is a fundamental building block used in DSP systems, with applications ranging from OFDM based D…
- Filters Transforms
-
UMTS/3GPP Turbo Convolutional Encoder
Xilinx, Inc.• HQ: USAThis version of the Turbo Convolutional encoder is designed to meet the 3GPP specification.
- Channel Coding
-
Xilinx, Inc.• HQ: USA
The Interleaver/De-interleaver LogiCORE™ module is a high-speed, compact design that is fully synchronous, using a single clock.
- Channel Coding
-
Digital Clock Manager (DCM) Module
Xilinx, Inc.• HQ: USAThe Digital Clock Manager (DCM) primitive in Xilinx FPGA parts is used to implement delay locked loop, digital frequency synthesi…
- DLL
-
Xilinx, Inc.• HQ: USA
The Xilinx LogiCORE™ CORDIC IP implements a generalized coordinate rotational digital computer (CORDIC) algorithm, initially deve…
- Arithmetic Units
-
Xilinx, Inc.• HQ: USA
The Xilinx® LogiCORE™ IP Convolutional Encoder core can be used in a wide variety of error correcting applications and is typical…
- Channel Coding
-
Xilinx, Inc.• HQ: USA
The Xilinx LogiCORE™ Complex Multiplier IP core implements AXI4-Stream compliant, high-performance, optimized complex multipliers…
- Arithmetic Units
-
Xilinx, Inc.• HQ: USA
The Xilinx LogiCORE™ Binary Counter IP core provides LUT and single DSP48 slice implementations.
- Timers & Watchdogs