Vendor: Xilinx, Inc. Category: Control Logic

Util Bus Split Operation

The Bus Split operation is designed to be used with Platform Studio to split a bus into smaller buses.

Overview

The Bus Split operation is designed to be used with Platform Studio to split a bus into smaller buses. A Microprocessor Peripheral Definition (MPD) file associated with this module is also included. Users can utilize Xilinx Platform Studio (XPS) to incorporate this module into the Microprocessor Hardware Specification (MHS) file.

Key features

  • Configurable size of the input and output vectors

Specifications

Identity

Part Number
Util Bus Split Operation
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Control Logic IP core

Resilience in Space: Designing Radiation-Tolerant Systems

Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.

Frequently asked questions about Control Logic Accelerator IP cores

What is Util Bus Split Operation?

Util Bus Split Operation is a Control Logic IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Control Logic?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Control Logic IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP