Vendor: Xilinx, Inc. Category: Channel Coding

Interleaver / De-interleaver

The Interleaver/De-interleaver LogiCORE™ module is a high-speed, compact design that is fully synchronous, using a single clock.

Contact Provider Request Datasheet

Overview

The Interleaver/De-interleaver LogiCORE™ module is a high-speed, compact design that is fully synchronous, using a single clock. It's parameterizable features support both the Forney Convolutional architecture and the Rectangular Block architecture. The number of branches and branch lengths are parameterizable. The core supports a symbol size from 1 to 256 bits.

Key features

  • High-speed compact symbol interleaver/de-interleaver with AXI4-Stream interfaces
  • Supports many popular standards such as DVB and CDMA2000
  • Supports both the Forney Convolutional and the Rectangular Block architectures
  • Supports a symbol size from 1 to 256 bits
  • Generate example VHDL testbench
  • Internal or external symbol RAM
  • Convolutional interleaver supports multiple configurations with on-the-fly swapping
  • For use with Vivado® IP Catalog and Xilinx System Generator for DSP™

Specifications

Identity

Part Number
EF-DI-INTERLEAV-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Interleaver / De-interleaver?

Interleaver / De-interleaver is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP